





PART OF CPS JK7

## SERIAL PERIPHERAL INTERFACE



PART OF CPS JK7

## SERIAL PERIPHERAL INTERFACE C



PART OF CPS JK7

## SERIAL PERIPHERAL INTERFACE C

COMPONENT LIST

THE BOSTONIAN

LOC	IC2	IC3	IC6	IC7	IC8	IC9	IC10	IC11	IC12	IC13	IC14
CODE	41C	41CA	41BR	41CG	41BP	41B	41BR	41BP	41AA	41U	41AE
ELM#											
ID	DES15	SH LOC	DES15	SH LOC	DES15	SH LOC	DES15	SH LOC	DES15	SH LOC	DES15
A	RDO	265	SSTO	2D1	T11	3E2	B1481	280	SYNC81	286	G1NFO
B	RCO	364	INHTO	2D1	T31	3E3	B1381	280	WTB1	267	HBG1
C	SP3ITO	353	SDO	NLD1	3E2	281	B1230	280	REP1	267	AMRO
CLKO	266	ACKIO	2D1	PL1B80	3F2	280	B0201	283	WTB0	267	SHD921
D	SP3ITO	353	SDO	NLD1	3E2	281	B0181	283	SPF80	2C7	101SP1
E	SP3ITO	353	SDO	NLD1	3E2	281	B0091	283	SPF80	2C7	79H21
F	SP3ITO	353	SDO	NLD1	3E2	281	B181	280	SPF81	288	110J1
G	SP3ITO	353	SDO	NLD1	3E2	281	B181	280	SPF81	288	110J1

LOC	IC15	IC16	IC17	IC18	IC19	IC20	IC21	IC22	IC23	IC24
CODE	41U	41AE	A1U	41B	41U	41AE	41CF	41B	41U	41CF
EL#H										
ID	DES15	SH LOC	DES15	SH LOC	DES15	SH LOC	DES15	SH LOC	DES15	SH LOC
A	ANABD	3E1	CHD6	2E6	BACD0	301	SETB0	3E5	ERL0	3FB
B	SCB810	205	CHD2	2F6	WBS1	207	TEB10	3B5	ERG0	2E9
C	101SP10	2E3			STTGO	2E7	HOB4	3B4	ERG0	3E7
E	IMH61	304			STTGO	2F7	ENH1	3C1	ERL1	3F7
F					RSHW1	3B1				
G					CL1G0	3F5				
					PLH1	3F1				

#### CIRCUIT DESCRIPTION:

THE JK7 CIRCUIT PACK PROVIDES MOST OF THE CONTROL FUNCTIONS OF THE SERIAL PERIPHERAL INTERFACE (SPI) UNIT. THESE FUNCTIONS INCLUDE THE SUPERVISION OF THE I/O SHIFT REGISTER (ON JK6) WHICH RECEIVES OR TRANSMITS 8-BIT MESSAGES ON A SERIAL CHANNEL OF THE 3A CC. JK7 ALSO CONTROLS HANDSHAKING WITH PERIPHERAL UNITS RESIDING ON THE COMMON PARALLEL BUS DERIVED FROM THE I/O PARALLEL OUTPUTS.

## COMMAND INFORMATION

THE SEQUENCING PERFORMED ON JK7 CAN BE PARTITIONED INTO THREE MAJOR SEGMENTS, NAMELY THE SEND ORDER (T1), GET REPLY (T3), AND ERROR SEQUENCES. T1 AND T3 ARE CONTROLLED BY TIMING GENERATOR TGEN WHILE ERTCH CONTROLS THE ERROR SEQUENCE. TGEN IS CLOCKED BY THE PULSE TRAIN APPEARING ON RSHPOA. RSHPOA IS DIVIDED BY TWO TO TWO CLOCK ERTCH AND BY FOUR TO PRODUCE BAUD CLOCK SIGNALS ON THE CLK1, TGEN AND ERTCH. TGEN AND ERTCH NORMALY ARE IN THE CLEARED STATE AS DO T7/T8 ERSA AND ERSB. THE TENT AND TEB2/F5/F6 IDE IN THE SET STATE.

#### CIRCUIT DESCRIPTION (CONT)

#### CIRCUIT DESCRIPTION (CONT)

THE ERROR SEQUENCE IS CALLED IN WHEN EITHER A SERIAL PARTY ERROR OR DEVICE ERROR OCCURS, BUT THE ACTION TAKEN IN EACH CASE OFFERS SOMEWHAT. DEVICE ERRORS LATCH THE ERL F/F FOLLOWING THE GET REPLY SEQUENCE. STRTR1 IS TEMPORARILY INHIBITED WHILE ERTCH ASSERTS 101ST0 AND FORCES THE ERTCH SERIAL INPUT HIGH. ERTCH FIRST ASSERTS PL100 AND GINFO WHICH GATES THE I/O INTO THE BUS. 101ST0 FORCES A 101 START CODE AS THE TRAILING EDGE OF PL100 LOADS THE BUS SIZE SELECTOR.

SERIAL PARITY ERRORS OCCUR JUST AS THE SERIAL MESSAGE FROM THE CC IS REGISTERED IN THE IOP. A SERIAL PARITY ERROR (SPEI-STOP#B TRUE) ASSERTS SPEAI1 AND 101ST0, STARTS THE ERROR SEQUENCE, AND 101ST0 PITS THE T1 AND T2 SEQUENCES BY DISABLING STTGO. ERTH1 PULSES PLLB0 WHICH LOADS THE IOP WITH THE PARITY ERROR REPLY MESSAGE AND A 101 START CODE. ERTH1 ASSERTS STRT81 TO COMPLETE THE SEQUENCE.

RSET01 AND RSET1 ARE PULSED TO RETURN THE SEQUENCING ELEMENTS TO THEIR IDLE STATES ONCE THE CC RECEIVES THE REPLY MESSAGE.

J67 CIRCUIT PAGE

CPS-JK  
SHEET 4